In this paper we present an Internet-of-Things (IoT) network implementation developed as part of the project "Enhanced Physical Layer for Cellular IoT" (EPHYL) , using FIT/CorteXlab radio testbed. The aim of our work is to provide a customizable and open source design for IoT networks prototyping in a massive multi-user, synchronized and reproducible environment thanks to the hardware and software capabilities of the testbed. The massive access feature is managed by emulating several sensors per radio nodes. Two categories of network components are used in our design: a base station unit and a multi-sensor emulator unit. The components are separately hosted in dedicated and remotely accessible radio nodes. Their design features can be illustrated through a live demo, which is also reproducible as it is available for any interested reader.
I. INTRODUCTION
With the growing needs of rigorous and transparent scientific experimentation across many research fields, the importance of reliable testbeds is only getting more crucial in order to validate scientific models and simulations. Among these fields is wireless communication, and more particularly Internet-of-Things (IoT) which is a rapidly growing and challenging domain. However, one of the challenges is robust joint hardware/software prototyping that is still lacking due to various reasons (e.g. synchronization, immutable implementation solutions, unrealistic testing environment) especially for large scale experiments as required for IoT.
FIT/CorteXlab [1] radio testbed has the key properties to develop an IoT network framework, remotely and freely available for the research community. It allows to fasten the execution of large scale emulated radio experiments, as illustrated here with the evaluation of custom PHY-MAC layers derived from 3GPP Narrowband Internet of Things (NB-IoT) standard [2] . The proposed framework offers to researchers the opportunity to plug their algorithms or designs in Software Defined Radio (SDR) nodes, thus making it possible to evaluate diverse communication scenarios and perform necessary physical measurements.
II. FIT/CORTEXLAB RADIO TESTBED
FIT/CorteXlab is a large scale radio testbed composed of an extensive set of SDR nodes. These latter provide substantial RF flexibility, enabling to tune the operating frequency, the channel bandwidth, the emitted power and the waveform used to communicate. The testbed is located in a large shielded room which is partially covered with electromagnetic absorbing foams. Conclusively, the design of the room enables to ensure a high level of reproducibility of experimentations.
Last but not least, all SDR nodes are remotely accessible through a service interface allowing to deploy proprietary software [1] .
III. DESIGN ARCHITECTURE

A. Overview
We started by investigating how we can deploy an IoT-like network considering the testbed capabilities for SDR applications, therefore the objective was to choose then implement key features from NB-IoT systems [2] . Our approach was to design two classes of nodes. The first class represents a Base Station (BS) and the second one a Multi-Sensor emulator (MS). In this work, a Sensor is the actual resource user. To ensure time and frequency synchronization, only USRP nodes are used, since they are connected to 8-Channel Clock Distribution modules. The wireless channels are the downlink Broadcast Channel (BCH) and the uplink, which is based on a custom and simplified version of NB-IoT PHY layer [2] [3] . Fig.1 depicts the overall network structure. 
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B. Network Resources Scheduling
The BS follows a defined resource grid policy and a frame structure known by the sensors. At the present time, our design supports single carrier mode only. The BS starts by emitting a beacon signal (BCN) within the Broadcast Channel (BCH) which allows active Sensors to detect the BS and obtain primary time synchronization. During the Synchronization (Sync) time slot, the Sensors compute the timing of Physical Shared Slots (S i ) and decide which slots to use according to their respective access policies (regular access, Poisson distribution, etc). More details about nodes functioning are given in III-C. A guard time is used at the end of each Shared Slot to store decoded data and avoid overlapping. The final slot within the frame is a post-processing slot and is also used to generate a wired downlink message to MS nodes. This message contains information about potential slots usage and collisions as well as a decoding success score. This feedback can be used to improve the network usage by adapting the access policy and/or PHY layer parameters. Fig.2 illustrates a functional example of the network flow during one frame, including one BS node and 3 emulated Sensors running with different parameters. 
C. Nodes Description 1) BS Node:
The BS node is disciplined by its Scheduler which controls slots timing. On the one hand, the Scheduler triggers the Beacon Generator during the BCH, on the other hand, it feeds the demodulation chain which starts with a Header-Payload Demultiplexer and consists of two other chains. The first one is actually a loop and concerns the header. The Channel Estimation block removes channel impairments by correlating the expected pilot sequence with the received header. The second chain purpose is to extract the payload, decode it, identify the emitters, count the decoded messages for each sensor, then broadcast the results in the wired downlink feedback channel.
2) MS Node: The MS node is composed of emulated Sensor blocks which are connected to a complex adder. After the "wake-up" state, each sensor generates its own packets and waits for the Sync block to trigger the local Scheduler as soon as a beacon is detected. The Access Policy block dictates to the Scheduler which shared slots to use based one the BS feedback and modifies PHY parameters if needed. Then, the generated waveform passes through a Channel Emulator which applies arbitrary attenuation as well as timing and frequency offsets. (See Fig.4 
IV. DEMONSTRATION
Conducting experiments in FIT/CorteXlab requires a basic expertise. All required procedures are explained in the testbed Wiki [4] through several tutorials. Furthermore, these latter and the present framework can be carried out by any person possessing a FIT/CorteXlab account, an Internet connection and a Unix Shell. All framework components of this work are customizable and can be adjusted to users needs. The proposed demo acts as an example to show the flexibility and the modularity of the design.
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